Abstract-Direct digital synthesis is a method of creating arbitrary waveforms of desired frequency. A general DDS system comprises analog and digital part. Phase accumulator and LUT make digital part and DAC makes analog part. This paper presents 12 bit memory reduced FPGA based architecture of DDS. Phase truncation and quadrature symmetry of sine wave are used to achieve higher ROM compression. Dither is also used to achieve error free output. This design has been implemented on SPARTAN-3E FPGA with maximum clock frequency of 50 MHz. We have used LTC2624 quad DAC with 12 bit resolution which introduces very less amount of harmonics hence LPF is not needed. This design uses only 128 memory locations. Hence it is suitable for applications where system speed, memory and size of the system are main concern. Its wide and flexible range of frequency make it useful in RF transmission, Biomedical function generators and Modulation.
I. INTRODUCTION
Dds is a technique to construct a waveform of desired frequency just by changing one input [1] . Now a days DDS is gaining preference because of its simple architecture. But small size and less power consumption is prime requirement. To reduce the memory and to increase system speed, we have employed phase truncation and quadrature symmetry and to reduce the errors generated by phase truncation a dither model of DDS is presented. To increase the efficiency and system speed, the whole architecture is implemented on SPARTAN 3E FPGA, and used onboard LTC2624 quad DAC to achieve fine output. As the DAC output is very fine so LPF is not needed. Hence it requires less space on chip. We have implemented a 12-bit DDS by using only 128 memory location in spite of using 4096 memory locations hence only 3% memory is used. Phase accumulator is the heart of the system [10] . The contents of Frequency Control Word register (FCW) is added to phase register at each clock cycle. Hence phase accumulator is to be considered as a digital phase wheel [10] . Output of phase accumulator is fed to the Look Up Table to generate a complete sinusoidal waveform.
Direct digital synthesizer can generate waveform of desired frequency just by changing the contents of Frequency control word register (FCW). This relation can be shown by (1) Dr. R. K. Sharma, Associate Professor, is with NIT Kurukshetra, Haryana, India (+919896688346; e-mail: mail2drrks@gmail.com).
Gargi Upadhyaya, Adhok lecturer is with NIT Kurukshetra, Haryana (+919466751547: e-mail: gargi.mbd@gmail.com). In proposed architecture we have implemented a 12-bit DDS, which uses phase truncation and quadrature symmetry to reduce memory. We have used phase dithering [5] to reduce the amplitude errors generated due to phase truncation. Fig. 1 shows the block schematic of system. The complete design is implemented on SPARTAN 3E FPGA, which uses LTC2624 quad DAC.
Phase accumulator is the heart of the system. It works as a digital phase wheel [10] . By changing contents of Frequency Control Word Register (FCW), we can change the output frequency. As length of accumulator increases, system's speed increases too. We have used phase truncation [5] , quadrature symmetry of sine wave [6] and phase dithering [5] to reduce memory. The output of phase accumulator is fed to look up table and output of look up table is fed to the DAC.
A. Phase truncation
In this we have truncated last 4 LSBs because last LSBs contain least amount of information. By truncating last required memory will be 2 n-3 .
B. Quadrature symmetry of sine function
As we know that sine wave has quarter symmetry. So if we use only first half of quarter cycle than whole sine wave can be constructed without any error compensation.
C. Phase dither
In phase dithering we add 3 or 4 bit random number at the output of phase accumulator so that the amplitude errors generated by phase truncation can be compensated.
Memory Reduced and Fast DDS Using FPGA Dr. R. K. Sharma and Gargi Upadhyaya, ECE Department and NIT Kurukshetra Figure 1 . Proposed architecture (using dither). Fig.4 shows the effect of FCW on output frequency. Table I lists the effect of FCW. As we have seen that the output frequency increases in multiples of FCW. Table II lists the effect of quadrature symmetry. Fig. 5 (a-d) shows the effect of phase truncation. Due to phase truncation some amplitude errors are generated. Fig. 4 (a-d) shows the effect of phase dither. Amplitude errors are reduced. 
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III. CONCLUSION
The FPGA based design of DDS has been successfully implemented on XILINX Spartan 3E board. Simulations has been done using XILINX ISE 8.1i and ModelSim XE III 6.c.
As the accumulator length increases, ROM size increases also. Hence to reduce memory phase truncation and quadrature symmetry have been employed. To reduce errors generated by phase truncation, a phase dithering model also has been proposed.
In our design we have implemented a 12 bit DDS on FPGA. But we can implement a DDS of any accumulator size just by changing the size of phase accumulator. This design is very useful in biomedical function generator because it generates a very accurate and fine waveform of desired frequency. This design can also be used in military applications like RADAR. Further more memory can also be reduced by increasing phase truncation. 
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